





Page 01: Block Diagram
 Page 02: Kabylake(HOST)
 Page 03: Kabylake(DDR4)
 Page 04: Kabylake(DMI/DISPLAY)
 Page 05: Kabylake(Power)
 Page 06: Kabylake(Power)
 Page 07: Kabylake(Power)
 Page 08: DDR4 SODIMM A0
 Page 09: DDR4 SODIMM B0
 Page 10: DGPU PCI-E Host
 Page 11: DGPU MEM IF A/B
 Page 12: DGPU_GDDR5 FrameBuffer A0
 Page 13: DGPU_GDDR5 FrameBuffer A1
 Page 14: DGPU_GDDR5 FrameBuffer B0
 Page 15: DGPU_GDDR5 FrameBuffer B1
 Page 16: DGPU_POWER
 Page 17: DGPU_GND
 Page 18: DGPU_GPU DECOUPLING
 Page 19: DGPU_DACA,Display IF,XTAL
 Page 20: DGPU_ROM,HW Straps
 Page 21: DGPU_GPIO,I2C
 Page 22: DGPU_Power Sequence
 Page 23: DGPU_Power Control/Discharge
 Page 24: PCH-1 (CLK/DDI)
 Page 25: PCH-2 (USB/SATA/PCIE)
 Page 26: PCH-3 (HDA/RTC/SMBUS)
 Page 27: PCH-4 (SPI/GPIO)
 Page 28: PCH-5 (Power)
 Page 29: LED 8051/KB CON
 Page 30: EC(ENE9028)
 Page 31: DP/USB3.0
 Page 32: eDP/Camera
 Page 33: ASM1142
 Page 34: USB3.1 Type-C
 Page 35: HDMI
 Page 36: FAN/BTB,PWR,LED CONN
 Page 37: M2 SSD/HDD/TPM
 Page 38: GIGA_LAN/WLAN/Touch Pad
 Page 39: Audio CODEC/Audio AMP/MIC
 Page 40: Speaker
 Page 41: Woofer
 Page 42: Battery Select/Charger
 Page 43: System Power/3V LCD
 Page 44: +1.2VDIMM/+0.6VRUN/+2.5VMEM
 Page 45: +1V/+PEX_VDD/+1.24V/+1V8_SUS
 Page 46: CPU Power (ISL95855)
 Page 47: CPU1(VCore/VCCGT)
 Page 48: CPU2(VCCSA/VCCIO)
 Page 49: DGPU POWER FBVDDQ
 Page 50: DGPU POWER NVVDD1
 Page 51: DGPU POWER NVVDD2
 Page 52: DGPU POWER NVVDDS
 Page 53: EMI/Screw/ME
 Page 54: Power Delivery Chart
 Page 55: Power on Sequence
 Page 56: Power down Sequence
 Page 57: Power on Block Diagram
 Page 58: History
 Page 59: [A]LED/Touch Pad
 Page 60: [B]Card reader/BTB CONN
 Page 61: [B]USB3.0
 Page 62: [D]Power Switch
 Page 63: TOP
 Page 64: BOTTOM





DDR Channel A

DDR Channel B









Pin	Signal	Connection
1	M.A.DQ[3:0]	
2	M.A.DQ[3:0]	
3	M.A.DQ[3:0]	
4	M.A.DQ[3:0]	
5	M.A.DQ[3:0]	
6	M.A.DQ[3:0]	
7	M.A.DQ[3:0]	
8	M.A.DQ[3:0]	
9	M.A.DQ[3:0]	
10	M.A.DQ[3:0]	
11	M.A.DQ[3:0]	
12	M.A.DQ[3:0]	
13	M.A.DQ[3:0]	
14	M.A.DQ[3:0]	
15	M.A.DQ[3:0]	
16	M.A.DQ[3:0]	
17	M.A.DQ[3:0]	
18	M.A.DQ[3:0]	
19	M.A.DQ[3:0]	
20	M.A.DQ[3:0]	
21	M.A.DQ[3:0]	
22	M.A.DQ[3:0]	
23	M.A.DQ[3:0]	
24	M.A.DQ[3:0]	
25	M.A.DQ[3:0]	
26	M.A.DQ[3:0]	
27	M.A.DQ[3:0]	
28	M.A.DQ[3:0]	
29	M.A.DQ[3:0]	
30	M.A.DQ[3:0]	
31	M.A.DQ[3:0]	
32	M.A.DQ[3:0]	
33	M.A.DQ[3:0]	
34	M.A.DQ[3:0]	
35	M.A.DQ[3:0]	
36	M.A.DQ[3:0]	
37	M.A.DQ[3:0]	
38	M.A.DQ[3:0]	
39	M.A.DQ[3:0]	
40	M.A.DQ[3:0]	
41	M.A.DQ[3:0]	
42	M.A.DQ[3:0]	
43	M.A.DQ[3:0]	
44	M.A.DQ[3:0]	
45	M.A.DQ[3:0]	
46	M.A.DQ[3:0]	
47	M.A.DQ[3:0]	
48	M.A.DQ[3:0]	
49	M.A.DQ[3:0]	
50	M.A.DQ[3:0]	
51	M.A.DQ[3:0]	
52	M.A.DQ[3:0]	
53	M.A.DQ[3:0]	
54	M.A.DQ[3:0]	
55	M.A.DQ[3:0]	
56	M.A.DQ[3:0]	
57	M.A.DQ[3:0]	
58	M.A.DQ[3:0]	
59	M.A.DQ[3:0]	
60	M.A.DQ[3:0]	
61	M.A.DQ[3:0]	
62	M.A.DQ[3:0]	
63	M.A.DQ[3:0]	
64	M.A.DQ[3:0]	
65	M.A.DQ[3:0]	
66	M.A.DQ[3:0]	
67	M.A.DQ[3:0]	
68	M.A.DQ[3:0]	
69	M.A.DQ[3:0]	
70	M.A.DQ[3:0]	
71	M.A.DQ[3:0]	
72	M.A.DQ[3:0]	
73	M.A.DQ[3:0]	
74	M.A.DQ[3:0]	
75	M.A.DQ[3:0]	
76	M.A.DQ[3:0]	
77	M.A.DQ[3:0]	
78	M.A.DQ[3:0]	
79	M.A.DQ[3:0]	
80	M.A.DQ[3:0]	
81	M.A.DQ[3:0]	
82	M.A.DQ[3:0]	
83	M.A.DQ[3:0]	
84	M.A.DQ[3:0]	
85	M.A.DQ[3:0]	
86	M.A.DQ[3:0]	
87	M.A.DQ[3:0]	
88	M.A.DQ[3:0]	
89	M.A.DQ[3:0]	
90	M.A.DQ[3:0]	
91	M.A.DQ[3:0]	
92	M.A.DQ[3:0]	
93	M.A.DQ[3:0]	
94	M.A.DQ[3:0]	
95	M.A.DQ[3:0]	
96	M.A.DQ[3:0]	
97	M.A.DQ[3:0]	
98	M.A.DQ[3:0]	
99	M.A.DQ[3:0]	
100	M.A.DQ[3:0]	
101	M.A.DQ[3:0]	
102	M.A.DQ[3:0]	
103	M.A.DQ[3:0]	
104	M.A.DQ[3:0]	
105	M.A.DQ[3:0]	
106	M.A.DQ[3:0]	
107	M.A.DQ[3:0]	
108	M.A.DQ[3:0]	
109	M.A.DQ[3:0]	
110	M.A.DQ[3:0]	
111	M.A.DQ[3:0]	
112	M.A.DQ[3:0]	
113	M.A.DQ[3:0]	
114	M.A.DQ[3:0]	
115	M.A.DQ[3:0]	
116	M.A.DQ[3:0]	
117	M.A.DQ[3:0]	
118	M.A.DQ[3:0]	
119	M.A.DQ[3:0]	
120	M.A.DQ[3:0]	
121	M.A.DQ[3:0]	
122	M.A.DQ[3:0]	
123	M.A.DQ[3:0]	
124	M.A.DQ[3:0]	
125	M.A.DQ[3:0]	
126	M.A.DQ[3:0]	
127	M.A.DQ[3:0]	
128	M.A.DQ[3:0]	
129	M.A.DQ[3:0]	
130	M.A.DQ[3:0]	
131	M.A.DQ[3:0]	
132	M.A.DQ[3:0]	
133	M.A.DQ[3:0]	
134	M.A.DQ[3:0]	
135	M.A.DQ[3:0]	
136	M.A.DQ[3:0]	
137	M.A.DQ[3:0]	
138	M.A.DQ[3:0]	
139	M.A.DQ[3:0]	
140	M.A.DQ[3:0]	
141		




<3> M_B_DQ[63:0] <<>>




少5顆0402 1UF電容
少5顆 10UF電容


GPU PCI EXPRESS




GPU Frame Buffer Partition A/B




DGPU_GDDR5 FrameBuffer A0




K4G80325FB-HC28




K4G80325FB-HC28







K4G80325FB-HC28










K4G80325FB-HC28








DGPU_GDDR5 FrameBuffer A1




DGPU_GDDR5 FrameBuffer B0



DGPU_GDDR5 FrameBuffer B1



GPU NVVDD, FBVDDQ







GPU DECOUPLING


NVVD

330uF x 2
22uF x 7
10uF x 3
4.7uF x 22 (6 Near GPU , 16 Under GPU)
1uF x 9




NVVDDS
330uF x 1
22uF x 3
10uF x 2
4.7uF x 7 (2 Near GPU , 5 Under GPU)
1uF x 5



DACA, Display IF



DGPU XTAL



The schematic diagram illustrates the internal wiring of the M31-25C8042 W03 module. It features a 16K7 M80C12 controller connected to a ROM CS_N signal. The ROM CS_N signal is connected to the H6 pin of the ROM SI, ROM SO, ROM SC, and ROM SCLK signals. The ROM SI signal is connected to the H5 pin, ROM SO to H7, ROM SC to H4, and ROM SCLK to H4. The ROM SCLK signal is connected to the R361 33R0402 resistor. The module is connected to a VCC pin (8) and a GND pin (4). The module is labeled M31-25C8042 W03.



1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE

1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL

1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER

1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE

H=High :Tied to 1.8V
M=Middle:Tied to 0.9V
L=Low :Tied to 0V

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1 DEFAULT
L	L	L	0	0	0	0 V

2016/01/18 NV suggest Stuff R1240,un-stuff R317, U39, C809, R313, R300

1V8_AON

R360

X_10KR0402

1.8V

<27> PEX_RST#

R363

X_0R0402

1V8_AON

R364

X_10KR0402

<16> GPIO23_GPEX_RST_HOLD#

SYS_PEX_RST_MON#

1V8_AON

R377

X_10KR0402

1

2

4

U37

X_NL17SZ08DFT2G_SC70-5



1.8V

>>>GPU_RST# <10>


R359

0R0402


GND



nVIDIA Power Sequence Control Power on = 1V8_AON -> 1V8_MAIN -> 3V3_NV -> NVVDD -> NVDDS/PEX_VDD -> FBVDDQ -> DGPUPWRGD




nVIDIA Power Sequence Power Down Power down = FBVDDQ -> NVDDS/PEX_VDD -> 3V3_NV -> 1V8_AON -> 1V8_MAIN





DGPU_Power Control

EDP Design Guide:
N17E-G1(90W)
NVVDD : 58A ; Peak 136A
NVVDDS : 28A ; Peak 74A
1.8V : 0.9A
PEX_VDD : 3A
FBVDDQ : 16A



Discharge





WLAN

Type-C

Card Reader

GLAN





SSD PCIE x4(9-12)


SSD PCIE x2(15-16)



HDD1

HDD2



PCH EDS Page 52



		MICRO-STAR INT'L CO.,LTD.	
Title PCH-3 (HDA/RTC/SMBUS)			
Size	Document Number	Rev 0A	
MS-16P3/17C3			
Date:	Friday, March 24, 2017	Sheet	26 of 64





EC 連過來的SPI 訊號,Layout要等長度



GPP_B18 (No Reboot)
0 - Disable (Default internal 20K PD)
1 - Enable

SM# 可用 GPP_C22/C23







解決KB 開機閃的問題

Three circuit diagrams for LED drivers are shown, each using a MOSFET (Q21, Q18, Q16) to switch an LED string from a 5V supply. The MOSFETs are NNM-SM1600DSCSC-TRG_SOT363-6-HF. The LED strings are connected to D1 and D2 pins. The first diagram shows LED1_R and LED1_G. The second diagram shows LED3_R and LED3_G. The third diagram shows LED2_G and LED2_B. The MOSFETs are controlled by a 5V signal through a 10k resistor (R158).

LED Keyboard CONN

LED Keyboard Pin Define	
Pin 1	VCC_G
Pin 2	VCC_R
Pin 3	VCC_B
Pin 4	LED1_B
Pin 5	LED1_R
Pin 6	LED1_G
Pin 7	LED2_B
Pin 8	LED2_R
Pin 9	LED2_G
Pin 10	LED3_B
Pin 11	LED3_R
Pin 12	LED3_G


LED Keyboard Pin Define	
Pin 1	VCC_G
Pin 2	VCC_R
Pin 3	VCC_B
Pin 4	LED1_B
Pin 5	LED1_R
Pin 6	LED1_G
Pin 7	LED2_B
Pin 8	LED2_R
Pin 9	LED2_G
Pin 10	LED3_B
Pin 11	LED3_R
Pin 12	LED3_G




KBC/EC/uP (ENE9028)

○ RSMRST# follow DG modify to 10K


Hardware Reset



PU/PD






KB pull Hi 10k




LID pull hi 10K



MotherBoard ID




For EMI




Display Port


The preset trip limit must not exceed 3A at the Upstream device connector DP_PWR pin and 1.5A at the Downstream device connector DP_PWR pin.



DP/TMDS mode select






Display Port



TS3USB221A TRUTH TABLE


S	OE#	FUNCTION
X	H	Disconnect
L	L	D = 1D
H	L	D = 2D

USB 3.0 CNT 3



Replaced with 18pF 0201 capacitors



Connect to system ground



02/02 modify CN12 footprint.

USB3.0	N53-09M0681-AF2
USB3.0_LED	N53-13M0031-L06

LCD Module Pin Define FOR WQHD PANEL



USB 3.0/ USB.3.1

PCIE to USB 3.1

For ASM2142

For ASM2142

做BOM需注意

For ASM2142 需接+2.5V_RUN
+1.24V 需轉換成+1.05V


B02-011422C-AD0

ASM1142

For ASM2142

HW strap

PE_PWRDET function



Internal PU

CSEL1(RX):CSEL0(TX) Clock select
11:External 20MHz Crystal
01:48MHz Clock Input
X0:Reserve for Test Mode

SPI ROM For FW (stuff first)

採購建議換料GA0

M31-25D1002-GA0

需使用與EC ROM不同的料號上件

634mA

FOLLOW CRB



NEAR PIN 38,44,55,62

0.1uF*2



NEAR PIN 24

NEAR PIN 21,34

Type C



USB3.1 TYPE C








for EMI

Vinafix.com

HDMI connector


An HDMI Source shall have +5V Power signal over-current protection of no more than 0.5A.

HPD_SNK Internal PD 150kohm




CPU FAN/CPU FAN/POWER CONN/ LED CONN


Power Switch Connector





Switch connector





CPU FAN



DGPU FAN



PCIEx4 /SATA SSD



PCIEx2 /SATA SSD

The schematic diagram illustrates the electrical connections for Pin 69, labeled PEDET. The pin is connected to a 3.3V-1 supply. The diagram also shows connections for other pins, including GND-16, GND-15, PERn3, PERp3, GND-14, PETn3, PETp3, GND-13, PERn2, PERp2, GND-12, PETn2, PETp2, GND-11, PERn1, PERp1, GND-10, PETn1, PETp1, GND-9, PERn0/SATA-B+, PERp0/SATA-B-, GND-8, PETn0/SATA-A-, PETp0/SATA-A+, GND-7, REFCLKN, REFCLKP, GND-6, and GND-1. The diagram includes various components such as capacitors (C586, C587, C588, C633, C22u6.3X0603), resistors (R281, R289, R21), and a 3.3V-1 supply. The diagram is labeled with various signals and components, including LEDHDD#, SSD1_DEVSLP, SSD_RST#1, PCIE15_HDD_CLKREQ#, and SUSCLK(32khz)I(0)/0.3.3V. The diagram is also labeled with various pins and signals, including GND-16, GND-15, PERn3, PERp3, GND-14, PETn3, PETp3, GND-13, PERn2, PERp2, GND-12, PETn2, PETp2, GND-11, PERn1, PERp1, GND-10, PETn1, PETp1, GND-9, PERn0/SATA-B+, PERp0/SATA-B-, GND-8, PETn0/SATA-A-, PETp0/SATA-A+, GND-7, REFCLKN, REFCLKP, GND-6, and GND-1.

HDD

MEC1
CN5
X SATA22PF_BLACK-P-RH-2

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22

MEC2
MEC4

<25> SATA1_TXP C187 C0.01u16X0402 SATA1_TXP_JNC 2
<25> SATA1_TXN C186 C0.01u16X0402 SATA1_TXN_JNC 3
<25> SATA1_RXN C189 C0.01u16X0402 SATA1_RXN_JNC 5
<25> SATA1_RXP C188 C0.01u16X0402 SATA1_RXP_JNC 6

SCREW1
+5VRUN
200mil (5A)
E43-1205022-H29
C22u6 3X0603 C167
C220p50N0402 C179
SCREW2
E43-1205022-H29

<25> SATA0B_TXP 10
<25> SATA0B_TXN 9
<25> SATA0B_RXN 8
<25> SATA0B_RXP 7
6
5
4
3
2
1

FPC7
12
11



FPC10P-B-0.5PITCH_WHITE-RH-4

N5N-22F0401-AF2


N5A-10F0190-A81

[illegible]


LAN (E2500)











WLAN /Touch Pad



Pin 1	GND	Pin 2	3.3V
Pin 3	USB_D+	Pin 4	3.3V
Pin 5	USB_D-	Pin 6	LED1#
Pin 7	GND	Pin 8	Module Key
Pin 9	Module Key	Pin 10	Module Key
Pin 11	Module Key	Pin 12	Module Key
Pin 13	Module Key	Pin 14	Module Key
Pin 15	Module Key	Pin 16	Module Key
Pin 17	N/C	Pin 18	Module Key
Pin 19	N/C	Pin 20	Module Key
Pin 21	N/C	Pin 22	Module Key
Pin 23	N/C	Pin 24	Module Key
Pin 25	Module Key	Pin 26	Module Key
Pin 27	Module Key	Pin 28	Module Key
Pin 29	Module Key	Pin 30	Module Key
Pin 31	Module Key	Pin 32	N/C
Pin 33	GND	Pin 34	N/C
Pin 35	PERP0	Pin 36	N/C
Pin 37	PERNO	Pin 38	Clink Reset (I 3.3V)
Pin 39	GND	Pin 40	N/C
Pin 41	PETP0	Pin 42	N/C
Pin 43	PETNO	Pin 44	N/C
Pin 45	GND	Pin 46	N/C
Pin 47	REFCLKP0	Pin 48	N/C
Pin 49	REFCLKN0	Pin 50	N/C (SUSCLK (32kHz) for DSx)
Pin 51	GND	Pin 52	PERST0#
Pin 53	CLKREQ0#	Pin 54	BT_EN (W_DISABLE2#)
Pin 55	WAKE0#	Pin 56	WLAN_EN (W_DISABLE2#)
Pin 57	GND	Pin 58	N/C
Pin 59	N/C	Pin 60	N/C
Pin 61	N/C	Pin 62	N/C
Pin 63	N/C	Pin 64	N/C
Pin 65	N/C	Pin 66	N/C
Pin 67	N/C	Pin 68	N/C
Pin 69	N/C	Pin 70	N/C
Pin 71	N/C	Pin 72	3.3V
Pin 73	N/C	Pin 74	3.3V
Pin 75	N/C		



Vinafix.com N15-0670260-L06
SLOT_NGFFCARD67_15



02/13 0b C795,C777 change to C11-1062617-S02

02/17 R165 NC,R170 上件

0B modify I2C_SDA,I2C_SCL

02/17 R242,R236,R235 change to 0R

03/21 1.0 modify MUTE#_SPK

PDBJD
Active low to shutdown AMP (L= shutdown ; H= normal)

Internal Speaker Conn

Internal woofer Conn

BH1X8S-1.25PITCH_WHITE-RH
N32-1080280-A81


I2C address selection (L= 0x20H ; H= 0x22H)

ALC1306

msi MICRO-STAR INT'L CO.,LTD.


Title		Speaker	Rev
Size	Document Number	MS-16P3/17C3	
Date	Tuesday, March 28, 2017	Sheet	40 of 64

02/13 0b C856,C797 change to C11-1062617-S02



+3VSUS



Voltage = 3.3V
Current = 10A
OCP(typi) = 13A




+3V_LCD

Pannel Device Logic Power

Voltage = 3.45V
Current = 3A
OCP(typi) = 4.8A






+VDDQ_VTT
Voltage = 0.6V
Current = 1.5A
OCP(typi) = 2.2A

+1.2VDIMM
Voltage = 1.2V
Current = 9A
OCP(typi) = 12A


+2.5V_MEM
Voltage = 2.5V
Current = 0.4A
OCP(typi) = 4.2A

+1.24VSUS

Voltage = 1.24V
Current = 1A
OCP(Min) = 7A




+1.24VRUN



+1.01VSUS

Voltage = 1V
Current = 5A
OCP(typi) = 8A




+PEX_VDD


Voltage = 1.0V
Current = 3A
OCP(Min) = 7A



+1V8_SUS




Voltage = 1.8V
Current = 1.6A
OCP(Min) = 7A




Skylake H-line 42 45W ISL95855









DGPU POWER / UP9511P


EDP-Peak 204A

EDP-Con 80A

DGPU POWER NVDD




VBoot:0.8V

Vmin:0.3V / Vmax:1.3V



DGPU POWER

EDP-Peak 116A
EDP-Con 50A



02/10 pec16,pec17,pec18,pec19,pec20,pec21 change to 330uf

02/22 PEC18,PEC20,PEC44,PEC45 NC


DGPU POWER / UP1666P DGPU POWER NVVDDS

EDP-Peak 74A

EDP-Con 28A

VBoot:0.8V

Vmin:0.5V / Vmax:1.25V



	PR311	PR309	PR308	PR307	PR310	PC282
CONFIG	R1	R2	R3	R4	R5	C
N17E-G1	6.19K	20.5K	4.32K	16.5K	309R	4.7nF


2016/01/18 NV suggest stuff PR278, PR279

MS-16P1 Power Delivery Chart

Vinafix.com


Power on Sequence

G3 -> S0




Power down Sequence

S0 -> G3



	MIN	MAX	Units	Description
T01	30		us	SLP_S5# assertion to SLP_S4#
T02	30		us	SLP_S4# assertion to SLP_S3#
T03	1		us	RSMRST# asserting to VccPRIM dropping 5% of nominal value
T04		500	ms	SLP_S3# assertion to VCC, VCCGT, VCCIO and VCCSA rails completely off.
T05	1		us	RSMRST# asserting to VccPRIM dropping 5% of nominal value
T06		1	us	SLP_S3# assertion to VCCIO VR disabled
T07	-100		ns	DDR_RESET# assertion to SLP_S4# assertion
T08	30		us	PLTRST# assertion to PROCPWRGD deassertion
T09	10		us	PROCPWRGD de-assertion to CLKOUT_BCLK turning OFF.
T10	1		us	CLKOUT_BCLK turning OFF to SLP_S3# assertion
T11	30		ms	VDDQ ramped down to VPP ramp down
T12	0		ms	SLP_S3# assertion to PCH_PWROK deassertion

MS-16P1 Power on Block Diagram



History

08:

2017/01/03

1. PC85 P/N change to C71-33102AE-P01 on page59.
2. PQ47, PQ11, PQ9, PQ36, PQ10, PQ45 P/N change to D03-138DW19-D07 on page33, 52, 57..
3. R88, PR135, R64, PR140, R70, PR314, PR326 modify resistor value on page33, 57

2017/01/12

1. C175, C176, C177, C180, C181, C260, C285 P/N change to C11-4767314-M09 on page25.
2. Add PC275, PC276 on page 59
3. C370, C373 Change to 47uf/0805 on page10, 27
4. Add +1.2VRUN page58
5. Add HDMI Retimer page46

2017/01/16

1. CN12 change to N53-09M0681-AF2

2017/01/17

1. PR150, PR148 改51.1K R11-5112T12-Y01
2. PR295 上件
3. PC237 改2.2nF C11-2222022-Y01
4. PR253 改3K R11-0302T12-Y01
5. PR85 改10R R11-0100T12-Y01
6. PC70 改100p C11-1011042-M09
7. PR83 改2.94K R11-2941T12-Y01
8. PR56 改3.4K R11-0342T12-Y01
9. PR240 改2.94K R11-2941T12-Y01
10. PC64 改NC不上件
11. PC202 改0.22uF C11-2242813-Y01
12. PR87 改562R R11-5620T12-Y01
13. PR77 改115K R11-1153T12-Y01
14. PR36 改97.6K R11-9762T12-Y01
15. PR73 改412R R11-4120T12-Y01
16. PC49 改0.01uF C11-1032822-Y01

17. CN14, CN15 change to N15-0670320-CK3

2017/01/20

1. CN12 change to N53-13M0031-L06
2. Add Q40 for USB3.0LED

2017/01/23

1. PR108 change to 169K
2. Modify U64 pin17, 18 Pin defin

2017/01/25

1. Modify CN12 pin define

2017/02/06

1. R481 NC, R483 上件
2. Add LED7 for17"

2017/02/08

1. R86, R93 change to 0603

2017/02/09

1. Add CN17, add A_LED_SCL, A_LED_SDA net
2. U28 modify HP_SEL

2017/02/10

1. Add SW5, SW7 for 17"
2. Delete E7
3. C438, C340, C944, PEC13, PEC14, PEC15, PEC16, PEC17, PEC18, PEC19, PEC20, PEC21 change to 330uf
4. R895, C857 上件
5. R275, C834 modify for EMI
6. Add R614, R615

2017/02/13


1. C856, C797, C777, C795 change to C11-1062617-S02
2. PC5 Change to 0.022uf

2017/02/14

1. Add Q43, Q45, Q46 for audio impedance sense

2017/02/17


1. R242, R236, R235, R246, R234, R233 change to 0R
2. R165 NC, R170 上件



UIME14
MB
MYLAR
POWER_ADHESIVE
E2Y-6P11111-Y42


02/10 0B Add SWA5 for17"

Touch Pad(A)




17" SWA5 on part.
15.6" SWA6 on part

02/10 0B Add SWA7 for17"








17" SWA7 on part.
15.6" SWA8 on part





CardReader (RTS5250)






USB2.0/USB 3.0



USB 3.0 CNT 2








Power LED





Power Switch

Control PWR LED



PD0-16P1D0B-H73
Hannstar: PD0-16P1D0B-H73
TRIPOD: PD0-16P1D0B-T53




02/05 add MHD7

N71-0101630-D02

N71-0101630-D02


N5A-10F0190-A81

TOP



Vinafix.com

Bottom VIEW



Vinafix.com